# **BEST AVAILABLE COPY**

(19)日本国特許庁(JP)

# (12) 公開特許公報(A)

(11)特許出願公開番号 特開2001-196575 (P2001-196575A)

(43)公開日 平成13年7月19日(2001.7.19)

(51) Int.Cl.7

識別紀号

FΙ

テーマコード(参考)

HO1L 29/778

21/338

H01L 29/80

H 5F102

29/812

請求項の数5 OL (全 10 頁) 審査請求有

(21)出願番号

特願2000-5093(P2000-5093)

(22)山原日

平成12年1月13日(2000.1.13)

(71)出顧人 000005821

松下電器産業株式会社

大阪府門真市大字門真1006番地

(72)発明者 井上 薫

大阪府高槻市幸町1番1号 松下電子工業

株式会社内

(72)発明者 西井 勝則

大阪府高槻市幸町1番1号 松下電子工業

株式会社内

(74)代理人 100078282

弁理士 山本 秀策

最終頁に続く


#### (54) 【発明の名称】 半導体装置

(57)【要約】

(修正有)

【課題】 GaN系電界効果トランジスタにおいて、G aNのバッファー層中の残留キャリアの伝導によるリー ク電流成分を低減しトランジスタのピンチオフ特性を向 上させる。

【解決手段】 GaNバッファー層と、GaNあるいは InGaNとGaNを組み合わせたチャンネル層と、A 1 Ga N層とがサファイア基板あるいはSi C基板上に 順次形成されたヘテロ構造のGaNバッファー層中にA 1 GaN層を設け、設けられたA1GaN層におけるA 1N組成比を表面のAlGaN層のAlN組成比よりも 小さくする。



#### 【特許請求の範囲】

【請求項1】 GaNバッファー層と、第一のA1GaN層と、GaNあるいはInGaNとGaNを組み合わせたチャンネル層と、第二のA1GaN層とが、サファイア基板あるいはSiC基板上に順次形成された構造を有し、かつそれぞれの層の表面がIII族原子のc面となるヘテロ構造を用いた半導体装置であって、

該第一のA1GaN層におけるA1N組成比が該第一の。 A1GaN層におけるA1N組成比よりも小さいことを 特徴とする半導体装置。

【請求項2】 前記第一のAIGaN層におけるAIN 組成比が0.1以下であることを特徴とする請求項1に 記載の半導体装置。

【請求項3】 前記第一のA 1 G a N層の組成比が基板 側から表面側へ次第に高くなるように設定したことを特 徴とする請求項1 に記載の半導体装置。

【請求項4】 GaNバッファー層と、(InxA l1-x),Ga1-yN層と、GaN、InGaNあるいは InGaNとGaNを組み合わせたチャンネル層と、A 1GaN層とが、サファイア基板あるいはSiC基板上 に順次形成された構造を有し、かつそれぞれの表面がI II族原子のc面となるヘテロ構造を用いた半導体装置 であって、

該( $In_xAl_{1-x}$ ) $_yGa_{1-y}$ N層と該チャンネル層とのヘテロ界面において分極の変化に基づき電子の蓄積が生じるように該( $In_xAl_{1-x}$ ) $_yGa_{1-y}$ N層のAlN組成比、InN組成比、GaN組成比が設定されたことを特徴とする半導体装置。

【請求項5】  $GaNバッファー層と、A1GaN層と、GaN、InGaNあるいはInGaNとGaNを組み合わせたチャンネル層と、(<math>In_xA1_{1-x}$ ) $_yGa1_{1-y}$ N層とが、サファイア基板あるいはSiC基板上に順次形成された構造を有し、かつそれぞれの表面がV族原子のc面となるヘテロ構造を用いた半導体装置であって、

該( $In_xA1_{1-x}$ ) $_yGa_{1-y}$ N層と該チャンネル層との ヘテロ界面において分極の変化に基づき電子の蓄積が生 じるように該( $In_xA1_{1-x}$ ) $_yGa_{1-y}$ N層のAIN組成比、InN組成比、GaN組成比が設定されたことを特徴とする半導体装置。

#### 【発明の詳細な説明】

### [0001]

【発明の属する技術分野】本発明は、半導体装置に関し、特に( $I_{n_X}A_{1-x}$ ) $_yG_{a_1-y}N$ ( $0 \le X \le 1$ 、 $0 \le Y \le 1$ )で表される窒化ガリウム系半導体のヘテロ構造を用いた電界効果トランジスタ等の半導体装置に関するものである。

#### [0002]

【従来の技術】GaN、AlGaN、InGaN、In AlGaN等の窒化ガリウム系半導体は高い絶縁破壊電 界強度、高い熱伝導率、高い電子飽和速度を有してお り、高周波のパワーデバイス材料として有望である。特 に、AlGaN/GaNヘテロ接合構造ではAlGaN とGaNとのヘテロ接合界面付近に電子が高濃度で蓄積 し、いわゆる二次元電子ガスが形成され、この二次元電 子ガスがAIGaNに添加されるドナー不純物とは空間 的に分離されて存在するため高い移動度を示す。従っ て、電界効果型トランジスタにこのヘテロ構造を用いる と、ソース抵抗成分を低減することができる。しかも、 ゲート電極から二次元電子ガスまでの距離は通常数十 nmと短いため、ゲート長しgが100nm程度と短い 場合でも、アスペクト比Lg/dは5から10と大きく できる。その結果、AIGaN/GaNヘテロ構造を用 いることにより、短チャネル効果の小さい良好な飽和特 性を有する電界効果型トランジスタを容易に作製できる という優れた特徴を有する。さらにAIGaN/GaN 系へテロ構造における二次元電子は、1×105V/c m程度の高電界領域で、高周波トランジスタとして普及 しているAlGaAs/InGaAs系の場合に比べて 2倍以上の電子速度を有しているために、このようなへ テロ構造は、高周波のパワーデバイスへの応用が期待さ れている。

【0003】図8にAlGaN/GaN系へテロ構造を 有するFETの断面図の一例を示す。このFETのA1 GaN/GaN系へテロ構造は、通常[0001]面 (c面)のサファイア基板、SiC基板等の基板1上 に、有機金属気相成長法や分子線エピタキシー法を用い て結晶成長される。 図8では、サファイア基板または8 i C基板1の上にGaNバッファー層2、A1GaN層 5が順次積層され、AlGaN層5上に、ソース電極 6、ゲート電極7、ドレイン電極8がそれぞれ分離して 形成される。サファイア基板、SiC基板上の何れにお いてもGaNと基板の格子定数は大きく異なるので、こ れら基板に厚く形成されたGaNバッファー層2は格子 不整に基づく歪が十分緩和した状態で形成される。この 厚いGaNバッファー層2の上にSiなどのn型不純物 を添加したAIGaN層5を数十nmの厚さに形成する と、選択ドーピングの効果によりヘテロ界面において電 子親和力の大きいGaNバッファー層2の方に二次元電 子ガスが形成される。MOCVD(有機金属気相成長) 法で形成されたヘテロ構造においては、結晶表面は通 常、III族原子Gaの面であり、この二次元電子ガス の濃度はA1GaN層5とGaNバッファー層2の自発 分極の差およびAIGaN層5が受ける引っ張り応力に よるc軸方向のビエゾ分極の効果が加わり、AIGaN **層5に添加したn型不純物の濃度から予測される値より** も高濃度の電子が蓄積することが知られている。その濃 度は、A1GaN層5のA1組成が0.2から0.3の 場合に1×10<sup>13</sup>/cm<sup>2</sup>程度でありGaAs系デバイ スの約3倍に達する。このような高濃度の二次元電子ガ スが蓄積されることから、GaN系へテロ構造FETはパワーデバイスとして非常に有望視されているが、改善すべき問題点も多くある。

#### [0004]

【発明が解決しようとする課題】GaN系へテロ構造F ETにおける第一の問題点は、結晶成長技術が未熟なた め品質の良好な結晶が得られていないことである。結晶 成長に関する問題のひとつに、ノンドープのGaNが通 常n型を示し、キャリア濃度も1016/cm3程度ある いはそれ以上と高いことである。これは、結晶成長時に 構成元素である窒素(N)が抜け、窒素の空孔ができや すいことが原因であるとされている。このような残留の キャリアがあると素子のGaNバッファー層2を介して のリーク電流成分が大きくなり、特に高温で動作させた 場合にピンチオフ特性が悪くなるなど、素子特性の劣化 につながることになる。また複数のGaN系へテロ構造 のFETを同一の基板に形成した場合にFET同士が互 いに干渉しあい、正常な動作が妨げられるという素子分 離についての問題も生じる。さらにゲート電極がこのG aN層バッファー層2上に設けられた場合には、ゲート リーク電流が増大するという問題も発生する。

【0005】GaN系へテロ構造FETにおける第二の 問題点は、すでに述べた分極の効果に起因するものであ る。従来用いられているAlGaAs/InGaAs系 ヘテロ構造FETでは、チャンネル層としてInGaA sを用い、キャリア供給層にSiを添加したAlGaA sを用いる。パワーデバイスに用いる際には、チャンネ ル層のInGaAs層を二つのn型AlGaAs層で挟 んだAlGaAs/InGaAs/AlGaAsという 構造にし、チャンネルの電子濃度を2倍程度に高めた構 造が用いられる。図9に、深さ方向の伝導体ポテンシャ ルエネルギーの形状を示す。図9から分かるように、中 央のポテンシャルの低い In GaAs層に両側のA1G aAs層から電子が供給されることになる。Siを添加 したAIGaAsが二つあるのでこのような構造はダブ ルドープ構造あるいはダブルドープダブルヘテロ構造と 呼ばれる。

【0006】一方、GaN系で図9と同様なダブルドープ構造、すなわちn型A1GaN/GaN/n型A1GaNを形成した場合の構造を図10に、また深さ方向の伝導体ポテンシャルエネルギーの形状を図11に示す。図10では、サファイア基板またはSiC基板1の上に、GaNバッファー層2、A1GaN層13、GaN層4、およびA1GaN層5が順次積層され、A1GaN層5上に、ソース電極6、ゲート電極7およびドレイン電極8がそれぞれ分離して形成される。図10に示されるGaN系のダブルドープ構造では、チャンネル(下記で述べる)に供給される電子は、分極の効果による影響が大きいので、ここではドーピングは表面側のA1GaN層5のみにおこなっている。図11のグラフから分

かるように、この系の場合はピエゾ分極や自発分極のへ テロ界面での不連続の効果が大きく発現するため電子の 蓄積する領域が二つに完全に分かれ、A1GaN層5と GaN層4とのヘテロ界面に形成される表面側の第一の チャンネル、および、基板側の電子供給層であるA1G aN層13とGaNバッファー層2とのヘテロ界面に形 成される基板側の第二のチャンネルを電子が流れること になる。これら二つのチャンネルの距離は数十nm以上 と大きく、FETの相互コンダクタンスはA1GaAs /InGaAs/A1GaAsのようにひとつのチャン ネルに電子が溜まる場合に比較して小さくなる。このた めFETの利得は小さくなり高周波動作の観点からは好 ましくない。

【0007】本発明は、以上に述べたようなGaN系へテロ構造FETの問題点に鑑みなされたものであり、その第一の目的は、GaN層中の意図せず導入される残留キャリアによるソース・ドレイン間リーク電流の増大、ゲートリーク電流の増大、素子間リーク電流の増大を改善することができる半導体装置を提供することにある。本発明の第二の目的は、ひとつのチャンネル層に電子を蓄積できる新たな構造を用いることにより、高い相互コンダクタンスと高い電流駆動能力を有するダブルドープ型のGaN系へテロ構造の半導体装置を提供することにある。

#### [8000]

【課題を解決するための手段】図10を参照して説明したように、単にGaNバッファー層にA1GaNの薄層を設けるのでは2つの互いに分離した電子チャンネルが形成され基板側のチャンネルにも多量の電子が蓄積され、しかもこの電子はドレイン電流を増加させることに大きく寄与しない。従って、電界効果トランジスタのゲートの容量を増加させるだけでトランジスタの性能をかえって低下させることにつながる。しかしながら、図10で設けされたA1GaN層13とその上のGaN層4とのヘテロ界面での分極の不連続によるボテンシャルの引き上げ効果については、表面側の電子を表面側のチャンネルに閉じ込める働きがあるので、トランジスタのドレインコンダクタンスを低下させトランジスタの電力利得を向上させたり、ゲート長を短縮しやすいので動作周波数を向上させることができるものと期待される。

【0009】本発明の半導体装置の実施形態は、こうしたポテンシャルの引き上げ効果を利用し、且つ、形成されたAlGaN層とGaNバッファー層のヘテロ界面には殆ど電子を蓄積しないように、AlGaN層のAlN組成比を表面のAlGaN層におけるAlN組成比よりも大幅に小さくすることを特徴とし、さらに設けられるAlGaN層の層厚を従来例にくらべ十分厚く形成するものである。

【0010】本発明の半導体装置の別の実施形態は、設けられる層をAlGaNではなく分極の不連続値がAl

 $GaNの場合と反対符号となる(<math>In_xAl_{1-x}$ )、 $Gal_{1-y}$  N層を用いる。これにより分離した二つのチャンネルのうち基板側のチャンネルは消滅し、すべての電子が表面側のチャンネルに蓄積するようになり、AlGaAsInGaAsXの選択ドープダブルヘテロ構造と類似したボテンシャル形状を得ることができる。すなわち( $In_xAl_{1-x}$ )、 $Gal_{1-y}$  N層のx および、の値を適切に設定することで、この層を表面側チャッンネルへの電子供給層として用いることが可能となる。この構成を用いる場合は、当然のことながらチャンネルを実質的にひとつにすることを目的とするので、( $In_Al_{1-x}$ )、 $Gal_{1-y}$  N層上のGaN、InGaN あるいはInGaN とGaNを組み合わせたチャンネル層の厚さを $10\sim 20nm$ と薄くすることが重要である。

【0011】以下に本発明の手段についてより具体的に 説明する

【0012】本発明による半導体装置は、GaNバッファー層と、第一のA1GaN層と、GaNあるいはInGaNとGaNを組み合わせたチャンネル層と、第二のA1GaN層とが、サファイア基板あるいはSiC基板上に順次形成された構造を有し、かつそれぞれの層の表面が111族原子のc面となるヘテロ構造を用いた半導体装置であって、前記第一のA1GaN層におけるA1N組成比が前記第一のA1GaN層におけるA1N組成比よりも小さいことを特徴とすることにより、上記目的が達成される。

【0013】前記第一のAlGaN層におけるAlN組成比が0.1以下であってもよい。

【0014】前記第一のAIGaN層の組成比が基板側から表面側へ次第に高くなるように設定してもよい。 【0015】本発明による半導体装置は、GaNバッファー層と、(InxAli-x),Ga1-yN層と、GaN、InGaNあるいはInGaNとGaNを組み合わせたチャンネル層と、AIGaN層とが、サファイア基板あるいはSiC基板上に順次形成された構造を有し、かつそれぞれの表面がIII族原子のc面となるへテロ構造を用いた半導体装置であって、前記(InxAli-x),Ga1-yN層と前記チャンネル層とのヘテロ界面において分極の変化に基づき電子の蓄積が生じるように前記(InxAli-x),Ga1-yN層のAIN組成比、InN組成比、GaN組成比が設定されたことを特徴とすることにより、上記目的が達成される。

基づき電子の蓄積が生じるように前記( $In_xAl_{1-x}$ ) $_yGa_{1-y}$ N層のAlN組成比、InN組成比、GaN組成比が設定されることを特徴とすることにより、上記目的が達成される。

#### [0017]

【発明の実施の形態】(実施形態1)本発明の実施形態1に係る半導体装置を図面に基づいて説明する。図1aは、本発明の実施形態1に係る半導体装置である電界効果型トランジスタ(FET)の断面図、図1bはゲート電圧が0Vの場合の、深さ方向に見た伝導帯ポテンシャルエネルギーの形状を示す一例である。

【0018】MOCVD法を用いてサファイア基板1の上にまずGaN(層厚約20nm)と、その上にノンドープのGaN(層厚2 $\mu m$ )をバッファー層2として成長させる。次に、AINの組成比を0.1以下、より好ましくは0.01 $\sim$ 0.05の範囲の低AIN組成のAIGaN分離層3(層厚が50 $\sim$ 300nm)を形成し、さらにGaN層4(層厚300 $\sim$ 500nm)をチャンネル層4として形成する。次に、このGaNチャンネル層4上にSiをドープしたキャリア濃度を例えば2× $IO^{18}$ c $m^{-3}$ のn型AIGaN電子供給層5の上には、ソース電極6、ゲート電極7、ドレイン電極8がそれぞれ分離して形成される。

【0019】図1bに、A1N組成が0.01の低A1N組成の分離層3を約200nmの厚さに、その上のGaN層4を約300nmの厚さに、n型A1GaN電子供給層5を20nmの厚さにそれぞれ設定した場合のポテンシャルプロファイルを示す。この場合、分離層3とGaN層4との和である空乏層は、約500nmの厚さとなり、ポテンシャルのピーク値は1eVに達する。基板1側のヘテロ界面のポテンシャルはフェルミレベル(ボテンシャルが0eVのレベル)よりも高く、この界面の電子濃度は10<sup>11</sup>/cm²のオーダーであり十分に低い。しかも厚い空乏層により表面のチャンネルと完全に分離されている。

【0020】このようなFETの構造は、従来のFETの構造(図8)と比較した場合、低AIN組成のAIG aN分離層3が設けられている点で異なる。この分離層 3を設けることにより、キャリア濃度およびその温度依存性が大きく向上する。

【0021】図2は、従来のGaNバッファー層のみのへテロ構造を有するFETと、GaN層中に低A1N組成のA1GaN分離層3を設けた本発明のFETの基板におけるホール測定によるシート電子濃度の温度変化を示す。低A1N組成のA1GaN分離層3を設けた本実施形態FETでは、電子濃度が高い温度でやや増加するものの、室温から77K付近までほぼ一定の値を示すことがわかる。この一定の電子濃度はA1GaN電子供給層5とその下のGaNバッファー層4とのヘテロ界面に

蓄積する二次元電子ガスの濃度に対応すると考えられる。一方、低A1N組成のA1GaN分離層3のない従来のFET構造では、より高い電子濃度を示し、且つ、その温度依存性も大きい。電子濃度が温度により増加するのはGaNバッファー層2中のドナーのイオン化に起因すると考えられ、低A1N組成のA1GaN分離層3のない場合にはGaNの全バッファー層2中の電子濃度が測定されるのに対し、分離層3を設けることによってオーミック電極がこの高抵抗の空乏層を突き抜けず、GaNバッファー層2においてイオンの発生が減少した結果、低A1N組成のA1GaN分離層3より下のバッファー層2中の電子濃度が測定されなくなったものと推察できる。

【0022】従来のFETの構造と本発明の実施形態1によるFET構造の代表的な静特性を、それぞれ図3 a、図3bに示す。低A1N組成のA1GaNの分離層3を設けた本発明の構造ではFETのピンチオフ特性が良好であり、ゲート電圧が-4V付近でドレイン電流が流れなくなるが、従来のGaNバッファー層のみのFETの場合は、ドレイン電流が遮断されずリーク電流として流れ続けていることがわかる。このようなリーク電流として流れ続けていることがわかる。このようなリーク電流の大きい素子では、複数の素子を同一基板に形成し集積回路を作製した場合、素子同士が互いに干渉し合い正常に動作しなくなるという問題が生じる。また無効な電流成分が大きくなるためパワーデバイスの効率の低下、高周波動作の劣化が生じる。

【0023】以上のように、本発明の実施形態1による FETは、GaNバッファー層2とGaNチャンネル層 4との間に低A1N組成のA1GaN分離層3を導入することによってGaNバッファー層中に意図せず導入される残留キャリアによるソース・ドレイン間リーク電流の増大、ゲートリーク電流の増大、素子間リーク電流の増大を効果的に低減でき、高周波パワーデバイスの特性 向上、それらの集積回路の異常動作の防止に大いに貢献できるものである。

【0024】ここでA1GaNによる分離層3がGaNバッファー層2とGaNチャンネル層4との間にどのように設けられるべきかについて考察を行う。従来、A1GaNの薄層を導入することは本発明と異なる意味合いでなされてきた。図10および図11を参照して説明した従来例も、A1GaNの薄層が設けられるという点で同じあるが、本発明において設けられるA1GaN分離層3のA1N組成比および位置とははっきり異なる。

【0025】文献としてはJournal of Applied Physics vol. 85 (1999) pp. 3009-3011に記載のR. Gaska達の報告している同様なダブルチャンネルのヘテロ構造FETがある。このFETの構造はサファイア基板に50nmの厚さのAlGaN、800nmの厚さのGaN層、25nmの厚さのAlGaN層、100nmのG

aNチャンネル層、30nmの厚さのA1GaNバリア 層が順次形成されたものであり、この中で25nmのA 1GaN層は本発明のFETにおけるA1GaN分離層 と同じように見えるが、このFETでは、その論文の題 目「Two-channel AlGaN/GaN h eterostructure field effe ct transistor for high po wer applications」からも分かるとお り、二つのチャンネルを形成することが目的である。そ のためGaNチャンネル層は100nmと薄く、基板側 のチャンネル層までの基板表面からの距離は150nm と短い。また、このFETでは、設けられるAIGaN 層のA1N組成が表面側と同じであるので、その厚さを 厚くできない。その理由は、GaNチャンネル層との格 子不整合に伴うAIGaN分離層の臨界膜厚による制限 をうけること、および、設けられるAIGaN層を厚く した場合にポテンシャルの引き上げ効果が大きくなりす ぎて設けられたAlGaN層と表面側のGaN層とのへ テロ界面に正孔が蓄積されることである。この正孔濃度 がある程度高くなると、ゲート電圧の変化による正孔濃 度の変化に起因するゲート容量が無視できなくなりFE Tの高周波特性が劣化する。高周波特性を向上させるた めには正孔蓄積を防止するか蓄積する箇所を表面からで きるだけ遠ざけ、ゲート電圧やドレイン電圧の変動によ る電荷量の変化をできるかぎり低減することが重要とな

【0026】本発明の実施形態1における第一の特徴は、A1GaN分離層3のA1N組成比を表面側のA1GaN層5の値よりも十分低くし、低A1N組成のA1GaN分離層3とGaNバッファー層2とのヘテロ界面にほとんど電子の蓄積が見られないようにすることである。第二の特徴は、低A1N組成のA1GaN分離層3の厚さを増し、これによって所望のボテンシャル引き上げ効果を得ることである。第三の特徴は、低A1N組成のA1GaN分離層3を表面から十分離れたところに設けるものであり、あくまでひとつのチャンネルを有する素子とすることである。このような構成において重要となるのは、GaNチャンネル層4の厚さを厚くしすぎないことである。

【0027】GaNチャンネル層4の適切な厚さを以下に大まかに見積もる。この層に意図せず導入されるドナー濃度に基づく余分のキャリアの濃度として許される範囲は、飽和2次元電子ガス濃度の $1/50\sim1/100$ 以下と考えられる。その場合、シートキャリア濃度はおよそ $1\sim3\times10^{11}/c$  m $^2$  である。残留ドナー濃度として $1\times10^{16}/c$  m $^3$  を仮定し、ピークポテンシャルとしてGaNのバンドギャップ3. 2eV を考慮して、2eV までと設定すると空乏化するGaN チャンネル層4の厚さは460nmである。残留ドナー濃度を $5\times10^{16}/c$  m $^3$  と仮定した場合は、GaN チャンネル層4

の厚さは約205 n m である。これらの層厚に常識的に 考えられるチャンネルの層厚(50 n m から100 n m)を加えると、およそ250 n m から560 n m の範 囲が適当であると考えられる。

【0028】以上からGaNチャンネル層4の適切な厚さとして300~500nmが見積もれる。この深さは通常の典型的なオーミック電極形成条件において電極金属が浸入する深さ(100nm以下)よりも十分深く、さらにGaNチャンネル層4の下に低A1N組成のA1GaN分離層3が存在するので電流はGaNバッファー層2を流れることはない。また、低A1N組成のA1GaN分離層3とその下のGaNバッファー層2とのヘテロ界面には極薄い濃度の2次元ガスが溜まるだけであるので、ゲート容量が著しく増大することもなく、電界効果トランジスタの高周波特性を損なうことがない。

【0029】(実施形態2)本発明の実施形態2のFE Tは、実施形態1における低A1N組成のA1GaN分離層3をA1N組成が基板側から表面側へ徐々に増加させる構成となっている。具体的には、A1Nの組成比を例えば0から0.05まで成長方向、すなわち表面側へ増加させ、層厚として例えば100nm~300nmとなるように形成する。表面側へ向かっての組成の変化率は正であればよく、特に限定する理由はない。このように低A1N組成のA1GaN分離層3とその下のGaNバッファー層2のヘテロ界面をなだらかにすることにより、この部分にたまる電子の濃度を低下させることが可能となり、ゲート容量を低減できる。

【0030】(実施形態3)本発明の実施形態3のFE Tについて図4を用いて説明する。図4に示すFETは、実施形態1に関する図1aに示すFETのチャンネル層4をGaN層41とInGaN層42の二層構造としたものである。このような構造はInGaN層42をA1GaN層5とGaN層4の間に設けることで実現される。よりエネルギーバンドギャップの小さいInGaN層42をチャンネルに用いることにより、チャンネルに溜まる電子濃度を高め、InGaN層42に電子を実質的に閉じ込め、ゲート長の短縮をより容易に実現する。実際には、図4におけるInGaN層41以外は、実施形態1のFETの層構造とまったく同一であってよい。InGaN層42におけるInNの組成は0.05~0.2程度の範囲が適切であり、その層厚は10nmから20nmの範囲が適当である。

【0031】(実施形態4)本発明の実施形態4に係る 半導体装置を図5に基づいて説明する。図5は実施形態 4に係る電界効果型トランジスタ(FET)の断面図で ある。

【0032】前述したように、GaN層に薄いA1Ga N層を設けて二つのチャンネルを形成する従来の構造では、自発分極とピエゾ分極の効果により設けたA1Ga N層の上下二つのヘテロ界面に正孔あるいは電子の蓄積 が生じやすく、電子が流れる二つのチャンネルも数十n mという大きな距離を隔てて形成されるため、デバイスのピンチオフ特性が良くないこと、余分の容量が付加され高周波特性が劣化するという問題が生じる。図5に示すFETでは、従来の問題点を解決する新しいヘテロ構造を提供するものであり、薄いA1GaN層の代わりに( $In_xA1_{1-x}$ ) $_yGa_{1-y}N$ を用いる。

【0033】具体的構造として、図5に示すように、M OCVD法を用いてサファイアまたはSiC基板1の上 にまずGaNのバッファー層2(層厚約2μm)を成長 させる。次に、(InxAl<sub>1-x</sub>)<sub>y</sub>Ga<sub>1-y</sub>N層31(層 厚約10 nmから30 nm) を成長させる。この(In ,Al<sub>1-x</sub>),Ga<sub>1-x</sub>N層31は通常Siなどのn型不純 物が添加され、その濃度は1~5 x 1 0 18 / c m 3 のオ ーダーである。層厚は主にこの層に導入される圧縮歪に より規定される臨界層厚程度に薄くする必要がある。こ の  $(In_xAl_{1-x})_yGa_{1-y}N層31上にチャンネル層$ 43を形成する。このチャンネル層43はGaN層単独 でもよいし、InGaN層単独あるいはGaN層とIn GaN層の組み合わせでもよい。ただしチャンネル層全 体の層厚は10nmから30nm程度に薄く形成するこ とがFETの相互コンダクタンスを低下させない上で重 要である。InGaN層をチャンネル層43に用いる場 合は、実施形態3で述べたように、InNの組成をO. 05~0.2程度の範囲とし、層厚としては10nmか ら20 nmの範囲が適当である。チャンネル層43のト にはn型のA1GaN電子供給層5が形成される。その A1N組成は0.15~0.5、層厚は10~30n m、n型不純物濃度は1~5x1018/cm3の範囲が 適切である。A1GaN電子供給層5の上には、ソース 電極6、ゲート電極7、ドレイン電極8がそれぞれ分離 して形成される。

【0034】図6において、チャンネル層43がGaN 層よりなる場合の上記へテロ構造中の深さ方向のポテン シャル形状を示す。(InxAl1-x),Ga1-yN層31 を用いることによって、電子を表面側のチャンネル層の みに蓄積することが可能となり、図9で示したA1Ga As/InGaAs/AlGaAs構造と類似したポテ ンシャル形状が得られる。その結果(In、Al、-、)、 Ga<sub>1-v</sub>N層31とA1GaN層5の両側から電子が供 給され、(In,Al<sub>1-x</sub>),Ga<sub>1-</sub>,N層31がない場合 に比べて50%以上の電子濃度の向上が図られる。この ように、本発明の実施形態4によるFETによれば、電 子を極薄いチャンネル層43に効率よく閉じ込めると同 時に、チャンネルの電子濃度を大幅に向上できるので、 高出力のGaN系FETが得られる。またゲート長を短 縮した場合にFETのドレインコンダクタンスが大きく 劣化しないので、高周波特性も向上させやすいという利 点も有している。

【0035】GaNとその上に成長されたInAlN歪

層について、分極の効果によってどの程度の電荷がヘテ ロ界面に誘起されるかについて、ここで考察する。Ga Nは歪んでおらず、InAlNのみが歪んでいるものと する。ヘテロ界面で電束が分極の効果により変化を受け るが、これにはGaNとInAINにおける自発分極の 差と、InAlN膜に発生する歪によるピエゾ分極の寄 与がある。F. Bernardini達によりPhys ical Review vol. 56, pp. R10 024-R10027(1997)の文献に報告されて いる理論値を用いるとAlN、GaN、InNの自発分 極はそれぞれ-0.081C/m<sup>2</sup>、-0.029C/ m<sup>2</sup>、-0.032C/m<sup>2</sup>であるので I n N組成比がx のIn、Alix、Nにおける自発分極は線形補間で近似す hばPsp(x)=-0.081+0.049xで求め られる。従ってヘテロ界面での自発分極の変化はPsp  $(x) - (-0.029) C/m^2$ で与えられる。一方 In, Al, -, N中のピエゾ分極はGaNとの格子定数差 に基づく歪みexx(x)を用い、ウルツ鉱型結晶の対称 性を考慮することにより $Ppe(x) = 2e_{xx}(x)$  $\{e_{31}(x) - e_{33}(x) C_{13}(x) / C_{33}(x) \} \tau$ 与えられる。 $e_{31}(x)$ 及び $e_{33}(x)$ は $In_xAl_{1-x}$ Nの圧電定数、C<sub>13</sub> (x)及びC<sub>33</sub> (x)はIn<sub>x</sub>Al 1.、Nの弾性定数であり、以上のパラメータは報告され ている理論値をもとに線形補間を用いて以下のように求 められる。

 $e_{31}(x) = -0.6+0.03x$  C/m²,  $e_{33}(x) = 1.46-0.49x$  C/m², C  $e_{13}(x) = 108-16x$  Gpa, C<sub>33</sub>(x) = 1.46-0.49x Gpa,  $e_{xx}(x) = (3.189-a(x))/a(x)$ , a(x) = 3.112+0.428x

これらの値をもちいて、ヘテロ界面の電荷を計算した結 果を図7aに示す。この図からInxAl1-xNのInN 組成比が0.3付近では、分極の変化が InxAl1-xN とその下のGaNとの間で殆ど無く、ヘテロ界面に発生 する分極に起因した電荷量はOに近い。一方、InN組 成比が0.4の場合はヘテロ界面におよそ1.5×10 13×q/cm<sup>2</sup>の負の電荷が発生する。ここで qは電子 1個の電荷である。このことから層構造が逆の場合、す なわち In, Al<sub>1-x</sub>N歪み層の上に形成されたGaNチ ャンネル層を想定するとヘテロ界面には分極の効果によ って正の電荷が発生し、これによってヘテロ界面のポテ ンシャルの低い側GaNチャンネル層側に電子が1.5 ×10<sup>13</sup>/c m<sup>2</sup>程度蓄積されることとなる。以上の考 察から、In,Al,-,NのInN組成比は0.3以上で あればよいことがわかる。しかしながら電子がチャンネ ル層に蓄積することが必要であるので InxAli-xNの InN組成比の上限はIn,Al1-,Nのエネルギーバン ドギャップがGaNの値よりも少なくとも大きい必要が あることから決定され、その値はおよそ0.7となる。

【0036】( $In_xAl_{1-x}$ )<sub>y</sub> $Ga_{1-y}$ N層31のxお よびyの設定については、上記考察に基づき次のように 決定される。図7bは(InxAl<sub>1-x</sub>),Ga<sub>1-y</sub>N系材 料の格子定数とエネルギーギャップを示している。直線 aはGaNに対応する点とIno.sAlo.7Nに対応する 点を結んだものであり、理論的にこの直線上の組成の材 料をGaN上に形成すると分極の差が殆ど現れない。直 線bはGaNに対応する点とIno.4Alo.6Nに対応す る点を結んだものであり、この直線上の組成の材料にG aNを形成すると分極の差異によって1.5×10<sup>13</sup>/ cm<sup>2</sup>程度の電子濃度がヘテロ界面に蓄積する。直線 c はGaNに対応する点とIno.7Alo.3Nに対応する点 を結んだものであり、xの上限を示すものである。領域 AはGaNと格子不整は起こすものの、電子デバイスに 十分使用可能な領域で、格子定数として0.314nm から0.323nmの範囲である。従って三角形PQR で示された領域が本発明で使用可能であるが、チャンネ ル層にGaNを使用する場合はある程度の伝導体の不連 統値が要求されるので、三角形SQTの内部の領域を用 いる必要がある。いずれにせよ、(InxAli-x),G a. 、N層31におけるxの値の範囲は0.3~0.7 である。一方yの値はチャンネル層43にGaNを用い る場合、およそ0.15~0.6の範囲、チャンネル層 43にInGaN層を用いる場合は0~0.6の範囲が 適切であり、共にxの値に応じて格子定数が0.323 n m以下となる領域を用いることが望ましい。

【0037】(実施の形態5)実施形態4では表面がI I I 族原子面の場合について述べたが、表面がV 族原子面となる成長条件で結晶成長を行う場合には、分極の方向が反対向きになるので、実施形態4での層構造の順序が逆になる。すなわち、図5におけるA1 GaN B5 GaN GaN

【0038】なお、本発明における面内で引っ張り応力を受けるAlGaN層5は面内で引っ張り応力をうけるかぎりこの層にInを加えてもよい。すなわちInAlGaNの4元混晶を用いてもよいことは言うまでもない。

【0039】以上の説明では、電解効果トランジスタを例にして説明したが、本発明は電解効果トランジスタには限定されない。本発明は、( $In_XAl_{1-X}$ ) $_yGa_{1-y}$  N( $0\le X\le 1$  、 $0\le Y\le 1$ )で表される窒化ガリウム系半導体のヘテロ構造を有する半導体装置に適用され得る

【0040】なお、本発明で示したGaNバッファー層 2は基板1上に層厚が100nm程度の比較的薄いA1 N層を介して形成される場合が従来より報告されている が、本発明はそのような場合にも本質的に何ら変わることなく適用できることは言うまでも無い。

#### [0041]

【発明の効果】上記で説明したように、本発明の半導体装置のある実施形態では、GaNバッファー層中に低A1N組成のA1GaN分離層を導入することにより、GaN層中の意図せず導入される残留キャリアに起因するソース・ドレイン間リーク電流、ゲートリーク電流、素子間リーク電流を著しく改善すると同時に、電子のチャンネル層への閉じ込めを効果的に行い、短ゲート長のデバイス特性を改善することに貢献する。また本発明の半導体装置の別の実施形態は、ひとつのチャンネル層に電子を蓄積できる新たな構造によって、高い相互コンダクタンスと高い電流駆動能力を有するダブルドープ型のGaN系へテロ構造FETを提供するものであり、窒化ガリウム系半導体素子のパワー特性向上や短ゲート長のデバイス特性を改善することに貢献するものである。

#### 【図面の簡単な説明】

【図1a】本発明の実施形態1による半導体装置である FETの断面図である。

【図1b】図1aに示される本発明のFETの深さ方向のポテンシャル形状を説明するポテンシャル図である。

【図2】本発明の実施形態1によるFETのシート電子 濃度の温度特性を示す図である。

【図3a】従来のヘテロ構造FETのドレイン電圧一電流特性を示す図である。

【図3b】本発明の実施形態1に関わるFETの、ドレイン電圧-電流特性を示す図である。

【図4】本発明の実施形態3による半導体装置であるF ETの断面図である。

【図5】本発明の実施形態4による半導体装置であるF ETの断面図である

【図6】本発明の実施形態4によるFETにおける深さ 方向のボテンシャル形状の説明するボテンシャル図であ る。

【図7a】本発明の実施形態4によるFETに適したInAlGaNの混晶の組織比領域について説明するためのInAlNにおける組成比と分極により発生するInAlNとGaNのヘテロ界面における電荷量の関係を示す図である。

【図7b】本発明の実施形態4によるFETに適したInAlGaNの混晶の組成比領域について説明するための、エネルギーギャップと格子定数の関係を示す図である。

【図8】従来のGaN系電界効果トランジスタの断面図 である

【図9】従来のダブルドープダブルヘテロ構造における 深さ方向のポテンシャルエネルギー形状の説明するポテンシャル図である。


【図10】従来のGaN系ダブルドープダブルヘテロ構造の電界効果トランジスタの断面図である。

【図11】従来のGaN系ダブルドープダブルヘテロ構造における深さ方向のポテンシャルエネルギー形状の説明するポテンシャル図である。


#### 【符号の説明】


- 1 サファイアまたはSiC基板
- 2 GaNバッファー層
- 3 低A1N組成比のA1GaN分離層
- 4 チャンネル層
- 5 AlGaN層
- 6 ソース電極
- 7 ゲート電極
- 8 ドレイン電極
- 13 AlGaN層
- 31 InAlGaN層
- 41 GaN層
- 42 InGaN層
- 43 チャンネル層

【図1a】




#### 【図1b】











#### 【図7b】



## 【図11】



フロントページの続き

(72)発明者 正戸 宏幸 大阪府高槻市幸町1番1号 松下電子工業 株式会社内 Fターム(参考) 5F102 FA00 GB01 GC01 GD01 GJ02 GJ10 GK04 GL04 GM04 GQ01 GQ03 HC01

# **Description**

#### BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to a semiconductor device, and more particularly to a semiconductor device such as a field-effect transistor (FET) having a heterostructure of gallium nitride-based semiconductor which is generally represented as (InXAI1-X)YGa1-YN (where 0<=X<=1, 0<=Y<=1).

[0003] 2. Description of the Related Art

[0004] A gallium nitride-based semiconductor such as GaN, AlGaN, InGaN, InAlGaN or the like has a high dielectric breakdown field, high thermal conductivity and a high electron saturation velocity, and thus is promising as a material for a high-frequency power device. Particularly in a semiconductor device having an AlGaN/GaN heterojunction structure. electrons accumulate with high density in the close vicinity of a heterojunction interface between AlGaN and GaN, and a so-called two-dimensional electron gas is formed. This two-dimensional electron gas exists in a spatially separated state from donor impurities added to AlGaN, and thus shows high electron mobility. A field-effect transistor having such a heterostructure is produced so that a source resistance can be reduced. Moreover, a distance d from a gate electrode to the two-dimensional electron gas is typically as short as tens of nanometers, and thus, even if a gate length Lg is as short as about 100 nm, the ratio of the gate length Lg to the distance d (i.e., aspect ratio) Lg/d, can be increased from 5 to about 10. Accordingly, semiconductor devices having an AlGaN/GaN heterostructure have a superior feature in that a field-effect transistor which has an insignificant short-channel effect and satisfactory saturation property can be readily produced. Moreover, a two-dimensional electron of the AlGaN/GaN-based heterostructure has an electron velocity in a high field region of about 1\*10V/cm, which is twice or more than the electron velocity in AlGaAs/InGaAs-based heterostructure currently prevalent as a high-frequency transistor, and thus, is expected to be applied to high-frequency power devices. [0005] FIG. 8 shows an exemplary cross-sectional view of a conventional FET 800 having an AlGaN/GaN-based heterostructure. The AlGaN/GaN-based heterostructure of the FET 800 is typically formed on a substrate 801 composed of a [0001] facet (c facet), through a crystal growth process using a metal-organic chemical vapor deposition method or a molecular beam epitaxy method. Typically, a sapphire substrate or SiC substrate is used as the substrate 801. In the FET 800, a buffer layer 802 including GaN and an electron supply layer 805 including AlGaN are sequentially provided on the sapphire or SiC substrate 801. On the electron supply layer 805, a source electrode 806, a gate electrode 807, and a drain electrode 808 are provided separately from one another. In the case of forming the buffer layer 802 including GaN on the sapphire or SiC substrate 801, it is necessary to thickly form the buffer layer 802 in order to account for a great lattice constant difference between the substrate 801 and the buffer layer 802. This is because the strain due to a lattice mismatch between the buffer layer 802 and the substrate 801 is sufficiently relaxed by forming the buffer layer 802 so as to have a relatively large thickness. By forming the electron supply layer 805 containing AlGaN to which n-type impurities, such as Si or the like, are added so as to have a thickness on the order of tens of nanometers on the thick buffer layer 802, a two-dimensional electron gas (i.e., electron channel) is formed in the buffer layer 802 which has a great electron affinity in the heterointerface between the buffer layer 802 and the electron supply layer 805 (i.e., between AlGaN and GaN) due to the effects of selective doping. The crystal facet of a heterostructure formed by an MOCVD (Metal-Organic Chemical Vapor Deposition) method, is typically composed of a facet of Ga, which is a group III element. This twodimensional electron gas is susceptible to the effects of piezo-polarization in a claxis direction due to tensile stress imposed on AlGaN, in addition to a difference in spontaneous polarization between AlGaN (included in the electron supply layer 805) and GaN (included in the buffer layer 802). Thus, electrons accumulate at a density which is higher than a value which would be expected from the density of the n-type impurities added to the electron supply layer 805. When the Al composition of AlGaN of the electron supply layer 805 is 0.2 to 0.3 with respect to AlGaN, electron density of the channel layer formed in the buffer layer 802 is about 1\*10/cm, which is about 3 times the density of a GaAs-based device. Since the two-dimensional electron gas at such a high density is accumulated, the semiconductor device 800 used as a GaNbased heterostructure field-effect transistor (FET) is considered as a highly promising power device.

[0006] However, such a conventional FET 800 has several disadvantages. The first of which is that due to the immaturity of crystal growth techniques, a crystal with satisfactory quality cannot be obtained.

[0007] One of the problems related to the crystal growth is associated with the fact that the undoped GaN included in the buffer layer 802 typically is an n-type and the carrier density may be as high as about 10/cmor more. This is presumably because constituent nitrogen (N) atoms are released during crystal growth, and thus, vacancies are liable to be formed. When there are such residual carriers, the leakage current component via the buffer layer 802 of the device becomes greater. In particular, when operating the device at a high temperature, deteriorations in the element properties, such as aggravation of pinch-off characteristics, may occur. As for an isolation problem, when forming a plurality of GaN-based heterostructure FETs on the same substrate, the FETs interfere with each other, hindering normal operation. When the gate electrode 807 is further provided above this buffer layer 802, a problem such as an increase of a gate leakage current, or the like, may arise.

[0008] The second disadvantage of a conventional FET 800 is ascribed to the effects of polarization as described above. In a conventional FET having an AlGaAs/InGaAs-based heterostructure, a channel layer is composed of InGaAs, and an electron (carrier) supply layer is composed of AlGaAs and is doped with Si. In general, when such a FET is applied as a power device, an AlGaAs/InGaAs/AlGaAs structure, in which an InGaAs (channel) layer is sandwiched by two n-type AlGaAs layers, is employed. In this structure, the electron density of the channel layer is about 2 times the electron density of a channel layer in a non-sandwich type structure. FIG. 9 schematically shows a distribution of the potential energy of conduction band along the depth direction of such a semiconductor device. As shown in FIG. 9, electrons are supplied from the AlGaAs layers to the InGaAs layer whose potential is lower than those of the AlGaAs layers. Such a structure

which has two Si-doped AlGaAs layers is called a double-doped structure or a double-doped, double-heterostructure. [0009] FIG. 10 shows a structure of an n-type AlGaN/GaN/n-type AlGaN device 1000, which is a GaN-based device having a double-doped structure. FIG. 11 shows a distribution of the potential energy along the depth direction in the semiconductor device 1000.

[0010] The conventional FET 1000 shown in FIG. 10 sequentially includes the following layers on a sapphire or SiC substrate 1001: a first channel layer 1002, including GaN; a first electron supply layer 1013, including AlGaN; a second channel layer 1004, including GaN; and a second electron supply layer 1005, including AlGaN. On the second electron supply layer 1005, a source electrode 1006, a gate electrode 1007 and a drain electrode 1008 are provided separately from one another. In the GaN-based double-doped structure shown in FIG. 10, doping is performed only on the second electron supply layer 1005 because a large polarization influence is caused on electrons which are supplied from the first and second electron supply layers 1013 and 1005 to the first and second channel layers 1002 and 1004, respectively. [0011] As seen from the graph of FIG. 11, in a GaN-based semiconductor device, the potential in a heterointerface between the second channel layer 1004 and the first electron supply layer 1013 is significantly increased due to piezopolarization or spontaneous polarization. As a result, electrons accumulate in two separate regions. That is, a first (lower) electron channel is formed by electrons which have accumulated in the first channel layer 1002 in the close vicinity of a heterointerface with the first electron supply layer 1013, and a second (upper) electron channel is formed by electrons which have accumulated in the second channel layer 1004 in the close vicinity of a heterointerface with the second electron supply layer 1005. Currents flow through these electron channels. The distance between the first and second electron channels is about several tens of nanometers. With such a great distance, the mutual conductance of the conventional FET 1000 is small as compared with an AlGaAs/InGaAs/AlGaAs structure in which electrons accumulate so as to form a single electron channel. As a result, the gain of the conventional FET 1000 is decreased, which is undesirable in view of high frequency operation.

#### SUMMARY OF THE INVENTION

[0012] According to one aspect of the present invention, a semiconductor device includes: a substrate; a buffer layer including GaN formed on the substrate, wherein surfaces of the buffer layer are c facets of Ga atoms; a separating layer including (InXAl1-X)YGa1-YN (where 0<=X<=1, 0<=Y<=1) formed on the buffer layer, wherein surfaces of the separating layer are c facets of In, Al, or Ga atoms; a channel layer including GaN, InGaN, or a combination of GaN and InGaN formed on the separating layer, wherein surfaces of the channel layer are c facets of Ga or In atoms; and an electron supply layer including AlGaN formed on the channel layer, wherein surfaces of the electron supply layer are c facets of Al or Ga atoms, wherein the AIN composition ratio in the separating layer is smaller than the AIN composition ratio in the

[0013] In one embodiment of the present invention, in the separating layer including (InXAI1-X)YGa1-YN, X=0. [0014] In another embodiment of the present invention, the AIN composition ratio in the separating layer is equal to or smaller than about 0.1.

[0015] Instill another embodiment of the present invention, the AIN composition ratio in the separating layer gradually increases from an interface with the buffer layer to an interface with the electron supply layer.

[0016] According to another aspect of the present invention, a semiconductor device includes: a substrate; a buffer layer including GaN formed on the substrate, wherein surfaces of the buffer layer are c facets of Ga atoms; a first electron supply layer including (InXAI1-X)YGa1-YN (where 0<=X<=1, 0<=Y<=1) formed on the buffer layer, wherein surfaces of the first electron supply layer are c facets of In, Al, or Ga atoms; a channel layer including GaN, InGaN, or a combination of GaN and InGaN formed on the first electron supply layer, wherein surfaces of the channel layer are c facets of Ga or In atoms; and a second electron supply layer including AlGaN formed on the channel layer, wherein surfaces of the electron supply layer are c facets of AI or Ga atoms, wherein the AIN composition ratio, the InN composition ratio, and the GaN composition ratio in the first electron supply layer are set such that electrons accumulate in a vicinity of a heterointerface between the first electron supply layer and the channel layer due to a variation in polarization.

[0017] According to still another aspect of the present invention, a semiconductor device includes: a substrate; a buffer layer including GaN formed on the substrate, wherein surfaces of the buffer layer are c facets of N atoms; a first electron supply layer including AlGaN formed on the buffer layer, wherein surfaces of the first electron supply layer are c facets of N atoms; a channel layer including GaN, InGaN, or a combination of GaN and InGaN formed on the first electron supply layer, wherein surfaces of the channel layer are c facets of N atoms; and a second electron supply layer including (InXAI1-X)YGa1-YN (where 0<=X<=1, 0<=Y<=1) formed on the channel layer, wherein surfaces of the electron supply layer are c facets of N atoms, wherein the AIN composition ratio, the InN composition ratio, and the GaN composition ratio in the first electron supply layer are set such that electrons accumulate in a vicinity of a heterointerface between the second electron supply layer and the channel layer due to a variation in polarization.

[0018] Thus, the invention described herein makes possible the advantages of: (1) providing a semiconductor device in which a leakage current between a source and a drain, a gate leakage current, and a leakage current between devices caused by residual carriers caused in a GaN layer (channel layer) are significantly reduced; and (2) providing a semiconductor device having a double-doped, GaN-based heterostructure in which electrons can accumulate so as to form a single electron channel and which provides a superior mutual conductance and a high current driving performance. [0019] These and other advantages of the present invention will become apparent to those skilled in the art upon reading and understanding the following detailed description with reference to the accompanying figures.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0020] FIG. 1A is a cross-sectional view of a field-effect transistor (FET) which is a semiconductor device according to embodiment 1 of the present invention.

[0021] FIG. 1B is a potential map showing a distribution of potential energy along a depth direction of the FET shown in FIG. 1A.

[0022] FIG. 2 shows a temperature characteristic of the sheet electron density for the FET according to embodiment 1 of the present invention and for a conventional FET.

[0023] FIG. 3A shows a drain voltage-current characteristic of a conventional heterostructure FET.

[0024] FIG. 3B shows a drain voltage-current characteristic of the FET according to embodiment 1 of the present invention.

[0025] FIG. 4 is a cross-sectional view of a FET which is a semiconductor device according to embodiment 3 of the present invention.

[0026] FIG. 5 is a cross-sectional view of a FET which is a semiconductor device according to embodiment 4 of the present invention.

[0027] FIG. 6 is a potential map showing a distribution of a potential energy along a depth direction in the FET shown in FIG. 5.

[0028] FIG. 7A shows the relationship between an In composition ratio in InAIN and a charge density in a heterostructure between InAIN and GaN.

[0029] FIG. 7B is a graph showing the relationship between a lattice constant and an energy gap for describing a composition ratio of an InAlGaN mixed crystal which is suitable for a FET according to embodiment 4 of the present invention.

[0030] FIG. 8 is a cross-sectional view of a conventional GaN-based FET.

[0031] FIG. 9 is a potential map showing a distribution of potential energy along a depth direction of a conventional double-doped, double heterostructure.

[0032] FIG. 10 is a cross-sectional view of a conventional GaN-based double-doped, double heterostructure.

[0033] FIG. 11 is a potential map showing a distribution of potential energy along a depth direction of the conventional GaN-based double-doped, double heterostructure.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0034] In the description hereinbelow, a field-effect transistor (FET) is taken as an example of the present invention. However, the present invention is not limited to a field-effect transistor. The present invention can be applied to any semiconductor device having a heterostructure of a gallium nitride-based semiconductor which is generally represented as (InXAI1-X)YGa1-YN (where 0<=X<=1, 0<=Y<=1).

[0035] As described above with reference to FIG. 10, in a structure including the first channel layer 1002, the first electron supply layer 1013, the second channel layer 1004, and the second electron supply layer 1005, two separated electron channels are formed. In such a structure, a large number of electrons accumulate in both of these two regions, but electrons in the lower electron channel do not largely contribute to an increase in drain current. These electrons increase the gate capacitance of the FET, but deteriorate the performance of the FET as a whole. However, in such a structure, increase in potential level at the heterointerface between the first electron supply layer 1013 composed of AlGaN and the second channel layer 1004 composed of GaN contributes to the confinement of electrons originally present in the upper portion of the semiconductor device into an upper (second) electron channel. With such an electron confinement effect, the drain conductance of the FET is decreased, whereby the power gain of the FET is increased. Furthermore, in such a FET, the gate length can be easily decreased, and accordingly, the operation frequency can be increased.

[0036] A semiconductor device according to one embodiment of the present invention has substantially the same structure as that shown in FIG. 10, except that a layer corresponding to the second electron supply layer 1005 shown in FIG. 10 (hereinafter, referred to as a "separating layer") is formed so as to have a thickness greater than that of the second electron supply layer 1005, and that the AIN composition ratio in the separating layer is set to be much smaller than the AIN composition ratio in an electron supply layer (corresponding to the first electron supply layer 1013). In the semiconductor device having such a structure, electrons are prevented from accumulating in the close vicinity of a heterointerface between the separating layer and a buffer layer (corresponding to the second channel layer 1004), while the increase in potential level at the heterointerface contributes to the confinement of electrons.

[0037] In a semiconductor device according to another embodiment of the present invention, a first electron supply layer is not composed of AlGaN, but of (InXAI1-X)YGa1-YN With such a material, at the heterointerface between the first electron supply layer and the buffer layer, the sign (+/-) of the peak potential level is opposite to that seen in the case where AlGaN is used for the separating layer. In such a semiconductor device, an electron channel is formed only in the channel layer, while an electron channel is not formed in the buffer layer. As a result, a potential distribution similar to that seen in a selectively-doped, AlGaAs/InGaAs/AlGaAs double heterostructure can be obtained. That is, by setting X and Y in (InXAI1-X)YGa1-YN to appropriate values, electrons in the first electron supply layer can be supplied to the electron channel in the channel layer. In the case where such a structure is employed, for the purpose of substantially obtaining a single electron channel, it is necessary to set the thickness of the channel layer (which is formed of GaN, InGaN, or a combination of GaN and InGaN over the (InXAI1-X)YGa1-YN layer) from about 10 nm to about 20 nm.

[0039] A semiconductor device according to embodiment 1 of the present invention is described with reference to the

drawings. FIG. 1A is a cross-sectional view of a FET 100 according to embodiment 1 of the present invention. FIG. 1B shows a distribution of potential energy along a depth direction of the FET 100 when the gate voltage is 0 V. [0040] The FET 100 includes on a substrate 101 a buffer layer 102, a separating layer 103, a channel layer 104, and an electron supply layer 105. On the electron supply layer 105, a source electrode 106, a gate electrode 107, and a drain electrode 108 are provided separately from one another.

[0041] The FET 100 is formed, for example, as described below. On a sapphire substrate 101, a GaN layer (thickness: about 20 nm) and an undoped GaN layer (thickness: about 2 [mu]m) are sequentially grown by using a MOCVD method. These GaN layers form a buffer layer 102. Then, on the buffer layer 102, an AlGaN separating layer 103 (thickness: about 50 nm to about 300 nm) is formed such that the composition ratio of AIN with respect to AIGaN in the separating layer 103 is about 0.1 or less (and is of course greater than 0), preferably from about 0.01 to about 0.05. On the separating layer 103, a GaN channel layer 104 (thickness: about 300 nm to about 500 nm) is formed. On the channel layer 104, an n-type AlGaN electron supply layer 105 doped with Si (thickness: about 20 nm) is formed, in which the carrier density is, for example, about 2\*10cm. The surfaces (interfaces) of these layers are composed of a group III element. [0042] FIG. 1B shows a potential profile of a semiconductor device having the structure shown in FIG. 1A, in which the separating layer 103 has a thickness of about 200 nm and has an AIN composition ratio of 0.01; the channel layer 104 has a thickness of about 300 nm; and the electron supply layer 105 has a thickness of about 20 nm. In this case, a depletion layer which is formed by the separating layer 103 and the channel layer 104 has a thickness of about 500 nm, and the peak value of the potential is 1 eV as seen from FIG. 1B. The potential at a heterointerface on the substrate side (i.e., the interface between the separating layer 103 and the buffer layer 102) is higher than the Fermi level (at which the potential is 0 eV). The electron density at this heterointerface is sufficiently low, e.g., on the order of 10/cm. Furthermore, the heterointerface at the substrate side is completely separated from the heterointerface at the upper side (closer to the upper surface of the FET 100) by the thick depletion layer.

[0043] Such a FET structure is different from the structure of the conventional FET 800 (FIG. 8) in that the above FET structure includes an AlGaN separating layer 103 whose AlN composition ratio is low. With this separating layer 103, the carrier density and its temperature dependency significantly improve.

[0044] FIG. 2 shows the variation of sheet electron density with temperature for the FET 800 which has a conventional heterostructure including a GaN buffer layer, and for the FET 100 in which an AlGaN separating layer 103 with a low AlN composition ratio is provided over the buffer layer 102. The sheet electron density in the FET 100 was measured by a hole measurement method. As seen from FIG. 2, in the FET 100 according to embodiment 1 of the present invention, the electron density is substantially constant in a range from about 77 K to room temperature, although it slightly increases in a higher temperature range. It is recognized that this constant electron density corresponds to the density of a twodimensional electron gas accumulated in the close vicinity of a heterointerface between the electron supply layer 105 and the channel layer 104. On the other hand, in the conventional FET 800 which does not have an AlGaN separating layer 103 with a low AIN composition ratio, the electron density is high, and its temperature dependency is large. In the FET 800, it is recognized that the increase in electron density along with the increase in temperature is ascribed to the ionization of donors in the GaN buffer layer 802. In the FET 800 not having the AlGaN separating layer 103 with a low AIN composition ratio, the measured electron density is the electron density in the entire buffer layer 802, whereas in the structure of the FET 100, the influence of an ohmic electrode is blocked by the AlGaN separating layer 103 with a low AlN composition ratio (which is a depletion layer having a high resistance), whereby the generation of ions in the buffer layer 102 is suppressed. Therefore, the measured electron density does not include the electron density in the buffer layer 102 under the separating layer 103.

[0045] FIGS. 3A and 3B show typical static characteristics of the conventional FET 800 and the FET 100 according to embodiment 1 of the present invention, respectively. As seen from FIG. 3B, the FET 100 has satisfactory pinch-off characteristics, so that drain current is not generated at a gate voltage of about -4 V. On the other hand, in the FET 800, as seen from FIG. 3A, the drain current is not blocked, and this current flows as a leakage current. In the case where an integrated circuit is formed on a single board by a plurality of such devices, each of which generating a large leakage current, adjacent devices interfere with one another, resulting in abnormal operation. Furthermore, the amount of ineffective current components increases, whereby the efficiency of the power device and high frequency operation are deteriorated.

[0046] As described above, the FET 100 according to embodiment 1 of the present invention includes between the buffer layer 102 and the channel layer 104 the separating layer 103 composed of AlGaN having a low AlN composition ratio. In such a structure, increase in a leakage current between a source and a drain, increase in a gate leakage current, and increase in current leakage between devices, due to residual carriers which may be caused in the buffer layer 102, are effectively suppressed. As a result, the suppressed increase of leakage currents contribute to the improvement in characteristics of a high frequency power device and to the prevention of abnormal operation in an integrated circuit made of a high frequency power device(s).

[0047] Now, the details of the separating layer 103 are described. Some conventional devices includes a thin film of AlGaN like the separating layer 103, but the function thereof is different from that of the separating layer 103. The exemplary conventional semiconductor device shown in FIG. 10 also includes an AlGaN thin film, but the AlN composition ratio and the location thereof in the layered structure are completely different from those of the separating layer 103 in the FET 100 of the present invention.

[0048] R. Gaska, et al., "Two-channel AlGaN/GaN heterostructure field effect transistor for high power applications" (Journal of Applied Physics vol. 85 (1999) pp. 3009-3011) describes a double-channel heterostructure FET having a structure similar to that of the FET according to the present invention. This FET includes a sapphire substrate and

the following layers sequentially provided thereon: a first AlGaN layer (thickness: 50 nm); a GaN layer (thickness: 800 nm); a second AlGaN layer (thickness: 25 nm); a GaN channel layer (thickness: 100 nm); and an AlGaN barrier layer . (thickness: 30 nm). The second AlGaN layer in this layered structure may appear to correspond to the AlGaN separating layer and to have the same function as that of the AlGaN separating layer of the present invention. However, as the title of the paper states, Gaska et al's purpose is to make two electron channels in the FET, and for this purpose, the GaN channel layer is formed so as to be as thin as 100 nm. Accordingly, the distance between the upper surface of the FET and the lower electron channel is as short as 150 nm. Furthermore, in this FET, the AlGaN composition ratio in the second AlGaN layer is the same as that in the AlGaN barrier layer, and therefore, this second AlGaN layer cannot be made thick. This is because the thickness of the second AlGaN layer is limited by its critical thickness which is imposed due to a lattice mismatch with the GaN channel layer, and also because if the second AlGaN layer is thick, the potential excessively increases in a heterointerface between the second AlGaN layer and the GaN channel layer, and accordingly, holes accumulate in this heterointerface. In the case where the hole density becomes relatively high, the variation of hole density (which depends on the variation of gate voltage) increases, and accordingly, the gate capacitance which depends on the hole density may be increased to a non-negligible level. As a result, the high frequency characteristic of the FET is deteriorated. In order to improve the high frequency characteristic, it is important to prevent the accumulation of holes or to provide a sufficient distance between the upper surface of the FET and a region in which holes accumulate so that the variation of electric charge caused by the variation of gate voltage or drain voltage is decreased as much as possible. [0049] The first feature of the FET according to embodiment 1 of the present invention is that the AIN composition ratio of the AlGaN separating layer 103 is sufficiently lower than that of the AlGaN electron supply layer 105, so that electrons are prevented from accumulating in the close vicinity of a heterointerface between the separating layer 103 and the buffer layer 102. The second feature of the FET according to embodiment 1 of the present invention is that the thickness of the separating layer 103 is large, whereby a desirable potential level is obtained in the heterointerface. The third feature of the FET according to embodiment 1 of the present invention is that the sufficient distance is provided between the upper surface of the FET and the separating layer 103, so that only a single electron channel is formed in the FET. In such a structure, it is important to appropriately determine the thickness of the channel layer 104 (i.e., to make sure that the thickness of the channel layer 104 is not much greater than the appropriate thickness).

[0050] Now, an appropriate thickness of the channel layer 104 is approximately estimated. The tolerance of an excessive carrier density which is defined by the density of donors unintentionally caused in the channel layer 104 is considered to be a about {fraction (1/50)} to about {fraction (1/100)} or less of the saturated two-dimensional electron gas density. In such a case, the sheet carrier density is about 1\*10/cmto about 3\*10/cm. Assuming that the residual donor density is about 1\*10/cm, and setting the peak potential to about 2 eV in view of the GaN bandgap of about 3.2 eV, the thickness of the depleted GaN channel layer 104 is about 460 nm. Assuming that the residual donor density is about 5\*10/cm, the thickness of the GaN channel layer 104 is about 205 nm. Taking account of the typical thickness of the channel layer (about 50 nm to about 100 nm), it is recognized that an appropriate thickness of the channel layer 104 is about 250 nm to about 560 nm.

[0051] In view of the above, the appropriate thickness of the GaN channel layer 104 is estimated to be about 300 nm to about 500 nm. This thickness is sufficiently greater than a typical depth to which an electrode metal material is inserted from the upper surface of the FET under the conditions for forming a common ohmic electrode (i.e., about 100 nm or less). In addition, since the AlGaN separating layer 103 having a low AlN composition ratio is provided under the channel layer 104, no current flows through the buffer layer 102. Moreover, the density of a two-dimensional electron gas accumulated in the close vicinity of the heterointerface between the separating layer 103 and the GaN buffer layer 102 is low. Therefore, the gate capacitance does not significantly increase, and the high frequency characteristic of the FET is not deteriorated. [0052] (Embodiment 2)

[0053] A FET according to embodiment 2 of the present invention has substantially the same structure as that of the FET according to embodiment 1, except that a separating layer 103 is formed such that the AIN composition ratio thereof gradually increases along the thickness direction from the lower surface to the upper surface. Specifically, the separating layer 103 is formed so as to have a thickness of, e.g., about 100 nm to about 300 nm such that the AIN composition ratio gradually increases from about 0 to about 0.05 in a growth direction, i.e., from the lower surface to the upper surface thereof. The change rate of the AIN composition ratio is not limited to a particular rate as long as it is positive, i.e., the AIN composition ratio increasingly upwardly changes in a growth direction. In this way, the difference in composition at the heterointerface between the separating layer 103 and the buffer layer 102 is decreased. As a result, the density of electrons which accumulate in the close vicinity of this heterointerface is decreased, whereby the gate capacitance can be decreased.

[0054] (Embodiment 3)

[0055] A FET 400 according to embodiment 3 of the present invention is described with reference to FIG. 4. [0056] The FET 400 sequentially includes the following layers on a substrate 401: a buffer layer 402; a separating layer 403; a first sub-channel layer 441; a second sub-channel layer 442; and an electron supply layer 405. On the electron supply layer 405, a source electrode 406, a gate electrode 407, and a drain electrode 408 are provided separately from one another.

[0057] The FET 400 includes two layers, the first sub-channel layer 441 composed of GaN and the second sub-channel layer 442 composed of InGaN, in place of the channel layer 104 of the FET 100. The structure of the FET 400 is achieved by providing an additional layer between the channel layer 104 and the electron supply layer 105 as the second sub-channel layer 442. The energy bandgap in the second sub-channel layer 442 is set to be smaller than in the first sub-channel layer 441 (corresponding to the channel layer 104), so that the electrons density in the electron channel is

increased. As a result, electrons are confined in the second sub-channel layer 442, and accordingly, the gate length of the FET 400 can be easily decreased. The layered structure of the FET 400 is substantially the same as that of the FET 100, except for the inclusion of the InGaN second sub-channel layer 442. The InN composition ratio of the second sub-channel layer 442 with respect to InGaN is appropriately about 0.05 to about 0.2. The thickness of the second sub-channel layer 442 is appropriately about 10 nm to about 20 nm. The surfaces (interfaces) of these layers are composed of a group III element.

[0058] (Embodiment 4)

[0059] As described above with reference to FIG. 10, in a conventional structure in which a thin AlGaN layer 1013 is provided between the GaN layers 1002 and 1004, two electron channels are formed, and holes or electrons readily accumulate in the close vicinity of the heterointerface between the layers 1013 and 1004 and in the close vicinity of the heterointerface between the layers 1013 and 1002, respectively, due to the effects of spontaneous polarization and piezo-polarization. In addition, the two electron channels are widely separated by several tens of nanometers. As a result, pinch-off characteristics are not satisfactory, and the capacitance is additionally increased, whereby the high frequency characteristic is deteriorated. A FET according to embodiment 4 of the present invention includes a novel heterostructure for solving such problems, in which an (InXAI1-X)YGa1-YN first electron supply layer is employed in place of the AlGaN first electron supply layer 1013.

[0060] An semiconductor device according to embodiment 4 of the present invention is described with reference to FIG. 5. FIG. 5 is a cross-sectional view of a FET 500 according to embodiment 4 of the present invention.

[0061] The FET 500 sequentially includes the following layers on a substrate 501: a buffer layer 502; a first electron supply layer 531; a channel layer 543; and a second electron supply layer 505. On the second electron supply layer 505, a source electrode 506, a gate electrode 507, and a drain electrode 508 are provided separately from one another.

[0062] The FET 500 is fabricated, for example, as follows. In the first step, a GaN buffer layer 502 (thickness: about 2 [mu] m) is grown on a sapphire or SiC substrate 501 by using a MOCVD method. On the GaN buffer layer 502, a first electron supply layer 531 including (InXAl1-X)YGa1-YN (thickness: about 10 nm to 30 nm) is grown. The (InXAl1-X)YGa1-YN first electron supply layer 531 may be doped with n-type impurities such that the doping density is on the order of about 1\*10/cmto about 5\*10/cm. The thickness of the first electron supply layer 531 is formed to be as thin as the critical thickness defined by a compression strain which is mainly imposed on this first electron supply layer 531.

[0063] On the first electron supply layer 531, a channel layer 543 is formed. The channel layer 543 may be formed solely as a GaN layer, solely as an InGaN layer, or as a combination of a GaN layer and an InGaN layer. However, it is important that in suppressing the decrease in the mutual conductance of the FET, the channel layer 543 is formed so as to be as thin as about 10 nm to about 30 nm. In the case where an InGaN layer is employed as the channel layer 543, the thickness thereof is appropriately set from about 10 nm to about 20 nm, and the InN composition ratio is appropriately set from about 0.05 to about 0.2. On the channel layer 543, a second electron supply layer 505 including n-type AlGaN is formed. The thickness thereof is appropriately set from about 10 nm to about 30 nm, the AlN composition ratio is appropriately set from about 0.15 to about 0.5, and the density of n-type impurity is appropriately set from about 1\*10/cmto about 5\*10/cm. The surfaces (interfaces) of these layers are composed of a group III element.

[0064] FIG. 6 is a potential map showing a distribution of a potential energy along the depth direction in the above heterostructure of the FET 500 including a GaN layer as the channel layer 543. The FET 500 uses an (InXAl1-X)YGa1-YN material for the first electron supply layer 531, whereby electrons are supplied to the channel layer 543 from both the (InXAl1-X)YGa1-YN first electron supply layer 531 and the AlGaN second electron supply layer 505, and can be confined in the channel layer 543. As a result, a potential distribution similar to that obtained in the AlGaAs/InGaAs/AlGaAs structure shown in FIG. 9 is obtained. In this case, the electron density in the channel layer 543 is increased by about 50% or more as compared to a case where the (InXAl1-X)YGa1-YN first electron supply layer 531 is not provided.

[0065] Thus, in the FET 500 according to embodiment 4 of the present invention, electrons are efficiently confined in the thin channel layer 543, while the electron density of the electron channel formed in the channel layer 543 can be significantly increased. As a result, a high-power GaN-based FET can be obtained. Moreover, since the drain conductance of the FET does not significantly deteriorate when the gate length is shortened, the high frequency characteristics can be readily improved.

[0066] Now, a consideration is given to how much electric charge is caused by the effects of polarization in a heterointerface between the GaN buffer layer 502 and an InAIN strain layer (an example of the first electron supply layer 531) formed thereon. Herein, it is assumed that no strain is caused in the GaN buffer layer 502, but a strain is caused only in the InAIN strain layer. In the heterointerface, an electric flux is subjected to the effects of polarization. The effects of polarization includes the effects resulting from difference of spontaneous polarization between the GaN buffer layer 502 and the InAIN strain layer, and the effects of piezo-polarization due to a strain caused in the InAIN strain layer. In the case of employing the theoretical values for the spontaneous polarizations of AIN, GaN, and InN, which are -0.081 C/m, -0.029 C/m, -0.032 C/m, respectively, (which are described in a document authored by F. Bernardini et al., in Physical Reviewvol. 56, pp. R10024-R10027 (1997)), the spontaneous polarization in InXAI1-XN (where X represents the InN composition ratio) is approximated using a linear interpolation method with the following expression: Psp(x)=-0.081+0.049x.

[0067] Therefore, the variation of spontaneous polarization in the heterointerface is:

Psp(x)-(-0.029)C/m.

[0068] On the other hand, the piezo-polarization in InXAl1-XN is obtained using a strain exx(x) due to the difference in lattice constant between InXAl1-XN and GaN in view of the symmetry of a wurtzite crystal by the following expression:  $Ppe(x)=2exx(x)\{e31(x)-e33(x)C13(x)/C33(x)\}$ 

[0069] where e31(x) and e33(x) are piezoelectric constants for InXAl1-XN, and C13(x) and C33(x) are elastic constants for InXAl1-XN. These parameters are obtained as follows using a linear interpolation method with the theoretical values reported by F. Bernardini et al. and those given by A. F. Wright "Elastic properties of zinc-blende and wurzite AlN, GaN, and InN," Journal of Applied Physics vol. 82 pp. 2833-2839 (1997):

e31(x)=-0.6+0.03x C/m, e33(x)=1.46-0.49x C/m, C13(x)=108-16x Gpa, C33(x)=1.46-0.49x Gpa, exx(x)=(3.189-a(x))/a(x), a(x)=3.112+0.428x.

[0070] The calculation result of the electric charge in the heterointerface with these values is shown in FIG. 7A. As seen from this graph, in the case where the InN composition ratio is about 0.3, the electric charge which may be caused in the heterointerface due to polarization is approximately zero, because substantially no change is caused in the polarization between InXAl1-XN (the first electron supply layer 531) and GaN (the buffer layer 502). On the other hand, in the case where the InN composition ratio is about 0.4, a value of about 1.5\*10\*g/cmof negative electric charge (where q is the electric charge of one electron) is generated in the heterointerface. Accordingly, in the case where the layered structure is inversed, i.e., a GaN channel layer is formed on an InXAl1-XN strain layer, a positive electric charge is generated in the heterointerface due to the effects of polarization. As a result, about 1.5\*10/cmelectrons accumulate in the vicinity of the heterointerface in the GaN channel layer whose potential is lower than that of the InXAl1-XN strain layer. Thus, in view of the above, the InN composition ratio in the InXAl1-XN strain layer is only required to be about 0.3 or more. However, since electrons need to accumulate in the channel layer, and the energy bandgap of InXAl1-XN needs to be greater than that of GaN, the upper limit of the InN composition ratio in the InXAl1-XN strain layer is about 0.7.

[0071] Values for X and Y in the (InXAI1-X)YGa1-YN first electron supply layer 531 are determined as follows based on the above discussion. FIG. 7B shows a relationship between the lattice constant and the energy gap in an (InXAI1-X) YGa1-YN-based material. Line (a) connects point P corresponding to GaN and point E corresponding to In0.3Al0.7N. In theory, in the case where a layer is formed of a material corresponding to a point on line (a) on a GaN layer, there is little polarization caused therebetween. Line (b) connects point P corresponding to GaN and point F corresponding to In0.4Al0.6N. In theory, in the case where a layer is formed of a material corresponding to a point on line (b) on a GaN layer, about 1.5\*10/cmelectrons accumulate in the vicinity of the heterointerface in the GaN layer due to the difference in potential which is caused by the effects of polarization. Line (c) connects point P corresponding to GaN and point G corresponding to In0.7Al0.3N, and represents the upper limit of X. A material corresponding to a point in Region A causes a lattice mismatch with GaN, but is sufficiently available for an electron device. The Region A ranges from about 3.14 to about 3.28 for the lattice constant. Thus, a material corresponding to a point in a triangular region designated by PQR can be used in a FET according to the present invention. However, in the case where a GaN material is used for the channel layer, it is necessary to provide a certain difference in the minimum energy of conduction-band between the channel layer and the first electron supply layer, and accordingly, a material corresponding to a point in a triangular region designated by SQT should be used in a FET according to the present invention. In either case, the range of X in the (InXAI1-X)YGa1-YN first electron supply layer 531 is from about 0.3 to about 0.7. On the other hand, the range of Y in the (InXAI1-X)YGa1-YN is appropriately about 0.15-0.6 when the channel layer 543 is made of GaN, and is appropriately about 0 to about 0.6 when the channel layer 543 is made of InGaN. In either case, it is preferable to select a material such that its lattice constant is about 0.323 nm or less according to the value of X. [0072] (Embodiment 5)

[0073] In the semiconductor device according to embodiment 4, the crystal facet of each layer is composed of a group III element. In a semiconductor device according to embodiment 5, on the other hand, the crystal facet of each layer is composed of a group V element. When the crystal growth is performed under the condition that the crystal facet of each layer is composed of a group V element, the direction of polarization is opposite to that for the crystal facet of a group III element. Therefore, the layered structure should be the inverse of the layered structure in the semiconductor device according to embodiment 4, i.e., a layer corresponding to the second electron supply layer 505 (FIG. 5) is an (InXAI1-X) YGa1-YN layer, and a layer corresponding to the first electron supply layer 531 (FIG. 5) is an AlGaN layer. As for the other details, the semiconductor device according to embodiment 5 is substantially the same as the semiconductor device according to embodiment 4. Values for X and Y may be determined in the same manner as described for embodiment 4. Advantages obtained from the device structure according to embodiment 5 are the same as those of the device structure according to embodiment 4.

[0074] In the above embodiments of the present invention, In can be contained in the AlGaN layer as long as the AlGaN layer is subjected to a tensile stress. That is, needless to say, a four-element mixed crystal, such as (InXAI1-X)YGa1-YN (where 0<=X<=1, 0<=Y<=1), may be used for this layer.

[0075] In the above embodiments of the present invention, an AlN layer having a relatively thin thickness, such as about 100 nm, may be formed between the substrate and the buffer layer as in a conventional semiconductor device. Even in a case where such an AlN layer is formed, a semiconductor device according to the present invention can be used in essentially the same manner, and can provide the same effects as those of the semiconductor device not having such an AlN layer between the substrate and the buffer layer.

[0076] As described hereinabove, a semiconductor device according to one embodiment of the present invention includes an AlGaN separating layer having a low AlN composition ratio between a GaN channel layer and a GaN buffer layer. With such a structure, a leakage current between a source and a drain, a gate leakage current, and a leakage current between

devices caused by residual carriers unintentionally caused in the GaN layers (channel layer) are significantly reduced, while electrons are efficiently confined in the channel layer, whereby the gate length can be easily decreased, and accordingly, device properties can be improved.

[0077] Another embodiment of the present invention provides a double-doped, GaN-based heterostructure FET having a novel structure in which electrons can accumulate so as to form a single electron channel. Such a structure provides a superior mutual conductance and a high current driving performance, and contributes to the improvement in power characteristics of a gallium nitride-based semiconductor device. Furthermore, with such a structure, the gate length can be easily decreased, and accordingly, the device properties can be improved.

[0078] Various other modifications will be apparent to and can be readily made by those skilled in the art without departing from the scope and spirit of this invention. Accordingly, it is not intended that the scope of the claims appended hereto be limited to the description as set forth herein, but rather that the claims be broadly construed.

Data supplied from the esp@cenet database - 12



US2001020700 | Biblio

Desc

Claims

Page 1

Drawing Prev



















## Claims

What is claimed is:

- 1. A semiconductor device comprising:
- a substrate:
- a buffer layer including GaN formed on the substrate, wherein surfaces of the buffer layer are c facets of Ga atoms:
- a separating layer including (InXAI1-X)YGa1-YN (where 0<=X<=1, 0<=Y<=1) formed on the buffer layer, wherein surfaces of the separating layer are c facets of In, Al, or Ga atoms;
- a channel layer including GaN, InGaN, or a combination of GaN and InGaN formed on the separating layer, wherein surfaces of the channel layer are c facets of Ga or In atoms; and
- an electron supply layer including AlGaN formed on the channel layer, wherein surfaces of the electron supply layer are c facets of Al or Ga atoms,
- wherein the AIN composition ratio in the separating layer is smaller than the AIN composition ratio in the electron supply layer.
- 2. A semiconductor device according to claim 1, wherein, in the separating layer including (InXAI1-X)YGa1-YN, X=0.
- 3. A semiconductor device according to claim 2, wherein the AIN composition ratio in the separating layer is equal to or smaller than about 0.1.
- 4. A semiconductor device according to claim 2, wherein the AIN composition ratio in the separating layer gradually increases from an interface with the buffer layer to an interface with the electron supply layer.
- A semiconductor device comprising:
- a substrate:
- a buffer layer including GaN formed on the substrate, wherein surfaces of the buffer layer are c facets of Ga
- a first electron supply layer including (InXAI1-X)YGa1-YN (where 0<=X<=1, 0<=Y<=1) formed on the buffer layer, wherein surfaces of the first electron supply layer are c facets of In, Al, or Ga atoms;
- a channel layer including GaN, InGaN, or a combination of GaN and InGaN formed on the first electron supply layer, wherein surfaces of the channel layer are c facets of Ga or In atoms; and
- a second electron supply layer including AlGaN formed on the channel layer, wherein surfaces of the electron supply layer are c facets of Al or Ga atoms,
- wherein the AIN composition ratio, the InN composition ratio, and the GaN composition ratio in the first electron supply layer are set such that electrons accumulate in a vicinity of a heterointerface between the first electron supply layer and the channel layer due to a variation in polarization.
- 6. A semiconductor device comprising:
- a substrate:
- a buffer layer including GaN formed on the substrate, wherein surfaces of the buffer layer are c facets of N atoms;
- a first electron supply layer including AlGaN formed on the buffer layer, wherein surfaces of the first electron supply layer are c facets of N atoms;
- a channel layer including GaN, InGaN, or a combination of GaN and InGaN formed on the first electron supply layer, wherein surfaces of the channel layer are c facets of N atoms; and
- a second electron supply layer including (InXAI1-X)YGa1-YN (where 0<=X<=1, 0<=Y<=1) formed on the channel layer, wherein surfaces of the electron supply layer are c facets of N atoms,
- wherein the AIN composition ratio, the InN composition ratio, and the GaN composition ratio in the first electron supply layer are set such that electrons accumulate in a vicinity of a heterointerface between the second electron supply layer and the channel layer due to a variation in polarization.

Data supplied from the esp@cenet database - I2

- 100 FIG.1A 106 107 108 105 -104 -103 -102 -101

FIG.1B




FIG.2




FIG.3A






FIG.3B



-401






FIG.6




FIG.7A







FIG.7B











FIG. 11



# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include out are not infinited to the items checked.
D BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
Потикр.

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.